Geahča maid: Introductory vhdl:from simulation to synthesis