Схожие документы: Logic synthesis and verifications algorithms