Baker, R. J., & Li, H. W. (2004). Cmos: Circuit design, layout and simulation. Prentice Hall of India.
I tāruatia paitia ki te papatopenga
Kua rahua te tārua ki te papatopenga
Tohutoru Kātū Chicago (17th ed.)
Baker, R. Jacob, me Harry W/Boyce Li. Cmos: Circuit Design, Layout and Simulation. New Delhi: Prentice Hall of India, 2004.
I tāruatia paitia ki te papatopenga
Kua rahua te tārua ki te papatopenga
Tohutoro MLA (9th ed.)
Baker, R. Jacob, me Harry W/Boyce Li. Cmos: Circuit Design, Layout and Simulation. Prentice Hall of India, 2004.
I tāruatia paitia ki te papatopenga
Kua rahua te tārua ki te papatopenga
Kia tūpato: Kāore pea ēnei kupu hautoa i te ōrite pū 100%.