SMS dit: Fundamentals of digital logic with verilog design