|
|
|
|
| LEADER |
00000am aa2200000a 44500 |
| 001 |
OHA-20260330-2004 |
| 003 |
OSt |
| 005 |
20260619090928.0 |
| 008 |
260619b |||||||| |||| 00| 0 eng d |
| 020 |
|
|
|a 978-81-7758--568-1
|
| 100 |
|
|
|a Weste, Neil H. E
|
| 245 |
|
|
|a Cmos vlsi design:a circuits and systems perspective
|
| 250 |
|
|
|a 3rd ed.
|
| 260 |
|
|
|a New Delhi
|b Pearson Education
|c 2006
|
| 700 |
|
|
|a Harris, David/Banerjee, Ayan/
|
| 942 |
|
|
|c BK
|
| 952 |
|
|
|0 0
|1 0
|4 0
|6 621_395000000000000_W525E3
|7 0
|9 93665
|a MSIT
|b MSIT
|c GEN
|d 2026-03-30
|g 484.00
|l 0
|o 621.395 W525e3
|p 33560
|r 2026-03-30 21:28:39
|t 1
|v 484.00
|w 2026-03-30
|y BK
|
| 952 |
|
|
|0 0
|1 0
|4 0
|6 621_395000000000000_W525E3
|7 0
|9 93666
|a MSIT
|b MSIT
|c REF
|d 2026-03-30
|g 484.00
|l 1
|o 621.395 W525e3
|p 33561
|r 2026-04-15 12:57:32
|s 2026-04-15
|t 2
|v 484.00
|w 2026-03-30
|y REF
|
| 952 |
|
|
|0 0
|1 0
|4 0
|6 621_395000000000000_W525E3
|7 0
|9 93667
|a MSIT
|b MSIT
|c GEN
|d 2026-03-30
|g 484.00
|l 2
|o 621.395 W525e3
|p 33562
|r 2026-04-15 12:57:33
|s 2026-04-15
|t 3
|v 484.00
|w 2026-03-30
|y BK
|
| 952 |
|
|
|0 0
|1 0
|4 0
|6 621_395000000000000_W525E3
|7 0
|9 93668
|a MSIT
|b MSIT
|c GEN
|d 2026-03-30
|g 484.00
|l 0
|o 621.395 W525e3
|p 33563
|r 2026-03-30 21:28:39
|t 4
|v 484.00
|w 2026-03-30
|y BK
|
| 952 |
|
|
|0 0
|1 0
|4 0
|6 621_395000000000000_W525E3
|7 0
|9 93669
|a MSIT
|b MSIT
|c GEN
|d 2026-03-30
|g 484.00
|l 2
|o 621.395 W525e3
|p 33564
|r 2026-04-17 02:15:36
|s 2026-04-17
|t 5
|v 484.00
|w 2026-03-30
|y BK
|
| 999 |
|
|
|c 5229
|d 5229
|
| 650 |
|
0 |
|a CSE
|
| 650 |
|
0 |
|a IT
|
| 650 |
|
0 |
|a ECE
|
| 650 |
|
0 |
|a cmos
|
| 650 |
|
0 |
|a vlsi
|
| 650 |
|
0 |
|a vhdl
|
| 650 |
|
0 |
|a verilog.
|