Digital design : with an introduction to the Verilog HDL, VHDL and Systemverilog
I tiakina i:
| Kaituhi matua: | |
|---|---|
| Ētahi atu kaituhi: | |
| Reo: | Ingarihi |
| I whakaputaina: |
Noida
Pearson
2022
|
| Ngā marau: | |
| Ngā Tūtohu: |
Kāore He Tūtohu, Me noho koe te mea tuatahi ki te tūtohu i tēnei pūkete!
|
Me noho koe te mea tuatahi ki te waiho tākupu!